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Abstract—It was found that the switching in a memristor takes
place with a time delay (this peculiar feature is named “the delayed
switching”). This feature has been verified by a circuit-based
experiment. The physical interpretation of this phenomenon is
that an electron element possesses certain inertia, i.e., charge q
or flux ϕ is inertial with the tendency to remain unchanged (settle
to some equilibrium state). It cannot respond as rapidly as the fast
variation in the excitation waveform and always takes a finite but
small time interval to change its resistance value, as it must take
place in a memristor or memristive system. In addition, a potential
application of using this feature in ultradense computer memory
has been discussed.
Index Terms—Electronic device, memristive system, memristor,
random access memory, resistively switching.
I. INTRODUCTION
THE MEMRISTOR was formulated and named byLeon Chua in 1971 [1]. Chua strongly believed that a
fourth device existed to provide conceptual symmetry with the
resistor, inductor, and capacitor. Chua also used memristors to
model an amorphous “Ovonic” threshold switch and an elec-
trolytic E-cell, to process many types of signals, and to generate
various waveforms such as the staircase waveform [1].
Williams announced the discovery of a memristor based
on a nanoscale thin film of titanium dioxide in 2008 [2]. In
addition, there were the following claims to have developed
other types of memristors: 1) spin memristive systems [3];
2) polymeric memristors [4]; and 3) manganite memristive
systems [5]. These claimed memristors broaden the possible
range of memristors.
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Fig. 1. (a) Approximation of Chua’s piecewise linear model [1], in which it
takes a finite but small time interval for a memristor to switch completely from
a high resistance to a low resistance or vice versa. (b) Memristor’s delayed-
switching property: The switching from one resistance state to another due
to an input voltage pulse takes place with a time delay Td ≈ Td1 ≈ Td2. Td
increases as the amplitude V of the square-wave voltage pulse V s(t) decreases.
The numbers 0–3 label the successive time points during a square-wave
period T .
II. DELAYED-SWITCHING PROPERTY OF MEMRISTORS
It was found that the switching in a memristor takes place
with a time delay (this peculiar feature is named “the delayed
switching”). Conceptually, a memristor element links charge
q and flux ϕ, and the charge is a single-valued function of
the flux [1], [6], [7]. Fig. 1(a) approximates Chua’s piecewise
linear model [1], in which a transition (from Td1 to Td2) divides
the curve into two linear pieces: OFF-resistance (Roﬀ) and
ON-resistance (Ron). It is assumed that ϕ0 = 0 and q0 = 0
at t = 0.
In a delayed-switching test, a voltage Vs(t) is applied to
the memristor and a current i(t) is imposed. R(q) = dϕ/dq
has the unit of resistance, and in the case where the ϕ−q
curve is approximately a piecewise straight line, we obtain
R(q) = Roﬀ or Ron that is a constant. In other words, a
memristor behaves like an ordinary resistor at a given instant
of time t′; its resistance depends on the complete history of
the current, i.e., the time integral of the current from t = −∞
to t = t′. Therefore, the state equation of a memristor can be
given by
q(t) =
∫
i(t)dt =
∫
V · dt
R
=
V
R
· t. (1)
0741-3106/$26.00 © 2010 IEEE
Authorized licensed use limited to: UNIVERSITY OF HERTFORDSHIRE. Downloaded on July 27,2010 at 10:00:20 UTC from IEEE Xplore.  Restrictions apply. 
756 IEEE ELECTRON DEVICE LETTERS, VOL. 31, NO. 7, JULY 2010
At the transition where t = Td1,2, we have q(Td1,2) = Q1,2
and ϕ(Td1,2) = Φ1,2. Therefore
Q1,2 =
V
φ1,2
Q1,2
· Td1,2 (2)
Td1,2 =
φ1,2
V
, i.e., Td1 =
φ1
V
Td2 =
φ2
V
. (3)
An examination of (3) shows that, for a given ϕ−q curve
[Fig. 1(a)], the time delay Td (≈ Td1 ≈ Td2) decreases as the
amplitude V of the square-wave pulse in Fig. 1(b) increases.
Hence, corresponding to the square-wave pulse Vs(t) with am-
plitude V , we obtain the waveforms for the output current i(t),
as shown in Fig. 1(b). The switching from the high resistance
(Roﬀ) to the low resistance (Ron) takes place with a time delay
Td (≈ Td1 ≈ Td2) after the application of an input square-wave
voltage [Fig. 1(b)]. If the input voltage is removed before the
switching takes place, i.e., the width T of the input voltage
pulse is smaller than Td ≈ Td1 ≈ Td2, the memristor remains
unaltered. Therefore, in order to switch a memristor, T should
be chosen in such a way that Td < T .
This property results from the (approximately) piecewise
linear nature of the ϕ−q curve in Fig. 1(a). A full selection
operation in Fig. 1(b) means a full voltage V is applied across
the memristor. A half selection operation (not shown in Fig. 1)
means only a half voltage V/2 is applied.
The current amplitudes through the memristor are given by
i1 =
V
Roﬀ
(4)
i2 =
V
Ron
(5)
where Roﬀ and Ron represent the resistances corresponding to
the two linear pieces of the memristor ϕ−q curve and where
(Q1,2,Φ1,2) is the coordinate of the transition between these
two pieces (at t = Td1,2).
The approximately piecewise linear nature manifests itself
vividly in the form of a delayed-switching property, where
the switching versus a square-wave input takes place with a
time delay. In other words, it is a natural consequence of the
approximately piecewise linear ϕ−q curve in a memristor. The
physical interpretation of this phenomenon is that a memristor
possesses certain inertia, i.e., charge q or flux ϕ is inertial with
the tendency to remain unchanged (settle to some equilibrium
state). It cannot respond as rapidly as the fast variation in the
excitation waveform and always takes a finite but small time
interval for the memristor to change its resistance value. In
other words, there is a delay between the application of the
voltage and the change in the memristance value. This fact is
natural if the state variable that determines the memristance
is not as “mobile” as the excitation. In principle, this delayed
waveform should be reproduced by any generic “dopant-drift”
model such as HP’s titanium dioxide memristor [2].
The memristor was generalized to memristive systems [6].
The delayed-switching feature should be extended to mem-
ristive systems in the sense that it is a general observation
that the state variable is not as “mobile” as the excitation.
Fig. 2. Circuit realization of a memristor using controlled active sources and
a diode (a nonlinear element). The circuit is equivalent to a memristor with the
shown ϕ−q curve that is transformed from the diode’s V –I curve.
A pure memristor is a particular case of memristive systems,
namely, when the memristance R(q) depends only on charge q.
Nevertheless, a memristive system has a set of state variables,
which would make (1)–(5) more complex.
III. CIRCUIT-MODEL EXPERIMENTS
OF DELAYED SWITCHING
As mentioned in Section I, a number of exemplified mem-
ristors (titanium dioxide memristor, spin memristor, polymeric
memristor, manganite memristor, etc.) broaden the possible
range of memristors. In 2009, Ventra et al. extended the notion
of memristive systems to capacitive and inductive elements
[8]. Since there exists a controversy as to the memristance
behavior of these specific devices [9], we used Chua’s “circuit
model” [1], [6] to construct a memristor. Then, we measured its
delayed-switching property and the behavior in full selection
and half selection, respectively. The advantages of physically
constructing and characterizing a circuit model of a memristor
include a broad generalization of memristors to an interesting
class rather than a specific element and the ease of changing the
parameters.
According to Chua’s circuit model theory, a memristor with
any prescribed ϕ−q curve can be realized by using an active
circuit in connection with an appropriate nonlinear element [1],
[6]. In Fig. 2, the V –I curve of a diode (a nonlinear element)
connected in Port 2 (v2, i2) is transformed into the ϕ−q curve
of a synthesized memristor in Port 1 (v1, i1).
To demonstrate the delayed-switching property possessed by
the synthesized memristor, a oscilloscope is used to trace the
voltage v(t) and current i(t) of the memristor. The Zener diode
BZX79C permits a forward voltage of 0.8 V. The waveforms
v(t) and i(t) in Fig. 3(a) (half selection with an input voltage
of 10 mV) and Fig. 3(b) (full selection with an input voltage
of 20 mV) are measured with a 10-kHz square-wave input
signal. A delayed switching (around 0.4 ms) is clearly seen in
Fig. 3(b). The corresponding V –I loops are also measured in
the figure.
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Fig. 3. Measured v(t)−i(t) waveforms and v−i loops for (a) half selection
and (b) full selection. A delayed switching is clearly seen in full selection. The
v−i loop always passes through the origin. As the voltage amplitude decreases,
the v−i loop degenerates into a pure resistor with a single resistance value (no
switching).
A comparison between these experimental waveforms in
Fig. 3 and those for Chua’s piecewise linear model [1] in Fig. 1
reveals a striking resemblance. The synthesized memristor in
Fig. 2 seems to simulate not only the exact shape of the stepwise
waveforms but also the attendant decrease of the time delay Td
with increasing amplitude V .
As predicted by Chua [1], [6], one fingerprint of a mem-
ristor is its zero-crossing property. Observe that, in spite of
the memory effect which normally introduces phase shifts in
conventional memory systems (e.g., a capacitor memory), the
output of a memristor is zero whenever the input is zero,
and hence, the input–output v−i loop always passes through
the origin, as shown in the bottom of Fig. 3. The v−i loops
reflect the delayed-switching behavior of the memristor: It
begins with a high resistance, and as the voltage increases, the
current slowly increases. When the breakpoint is overtaken, the
resistance drops, and the current increases more rapidly with
increasing voltage until the maximum is reached. Then, when
the voltage decreases, the current decreases but more slowly.
When the voltage turns negative, the resistance of the device
increases, resulting in a symmetric switching loop.
The amplitude/frequency response of a memristor is par-
ticularly interesting to a practical memory application. As
shown in the bottom of Fig. 3, as the excitation amplitude
decreases or, equivalently, the excitation frequency increases
toward T < Td, the Lissajous V –I loop shrinks and turns into
a straight line passing through the origin. This implies that
the hysteretic effect of a memristor decreases as the voltage
amplitude decreases (equivalently, the frequency increases),
and hence, it eventually degenerates into a pure resistor with
a single resistance value (no switching).
Fig. 4. Transistor-free crossbar architecture. “Full selection” means a full
voltage V is applied across the two wires with the desired memristor at the
intersection. “Half selection” means only a half voltage V/2 is applied across
the (undesired) memristor. An inset shows low-resistance shorting bars running
between cells. λ is the resolution limit of the lithography used to fabricate the
memory cells. The minimum linewidth is λ, and the minimum distance between
lines is 1.2 λ; thus, one cell area is 4.84 λ2 [10].
IV. TRANSISTOR-FREE MR-RAM
The peculiar property of delayed switching inspires us to
apply it to a transistor-free crossbar architecture [10] for
memristor-based random access memory (MR-RAM) (Fig. 4).
When ±V/2 are applied to a word line and a bit line, respec-
tively, the combined voltages drop V at the intersection of the
energized word and bit lines will switch the resistance state of
the memristor located at the intersection (full selection). “Half
selection” occurs when a memristor cell is selected by only one
word line or bit line. Obviously, those half-selected memristors
should not be written (altered). An analytical model [10] shows
that memristors can be packed at least twice as densely as
semiconductors, due to the absence of a transistor, achieving
a significant breakthrough in storage density.
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